


### **FIG. 1** PRIOR ART



*FIG.2*




FIG.3





FIG.4


GENERAL-PURPOSE REGISTER		CONTROL REGISTER	
0	1516	31	0
R0=0	R0H=0	R0L=0	CR0 [PSW:processor status word]
R1	R1H	R1L	CR1 [BPSW:back up processor status word]
R2	R2H	R2L	CR2 [PC:program counter]
R62=LINK	R62H	R62L	CR3 [BPC:back up program counter]
R63=SP	R63H	R63L	CR4-CR6 reserved
R63=SPU	R63H	R63L	CR7 [RPT_C:repeat count]
		-163a	CR8 [RPT_S:repeat start address]
		-163b	CR9 [RPT_E:repeat end address]
			CR10 [MOD_S:modulo start address]
			CR11 [MOD_E:modulo end address]
			CR12-CR14 reserved
			CR15 [ET_VB:ETI vector base]
			CR16 [INT_S:interrupt status]
ACCUMULATOR		31 32	63
A0	A0H	A0L	144a
A1	A1H	A1L	144b

FIG.5

FIG.6



*FIG. 7*



*F/G.8*

Short_M	opcode	X	Ra	Rb	src	X=0==>	src=Rc
211	0	7	9	15	21	X=01==>	src=Rc ; Rb++
Short_A	opcode	Y	0	Ra	Rb	X=11==>	src=Rc ; Rb--
212	0	7	9	15	21	X=10==>	src=imm:6
Short_B1	opcode	0	0	0	Rc	Y=0==>	src=Rc
213	0	7	9			Y=1==>	src=imm:6
Short_B2	opcode	1	0	disp:18			
214	0	7	9	15	27		
Short_B3	opcode	F	Z	Ra	src	F=0==>	src=Rc
215	0	7	9	15	27	F=1==>	src=imm:12
Short_D1	opcode	F	0	Ra	src	Z=0==>	test for zero
216	0	7	9	15	27	Z=1==>	test for not zero
Short_D2	opcode	F	0	ct:6	src		
217	0	7	9	15	21,22		
Long	opcode	1	0	Ra	Rb	imm:32	53
218						26 31 36 43 46	63





FIG. 11







FIG. 12




*FIG. 13*




*FIG. 14*



*FIG.15*



*FIG. 16*



CCL=000 OTHER THAN BRAT, BRAF      CCR=000 OTHER THAN BRAT, BRAF

CCL=001 BRAT


CCR=001 BRAT

CCL=010 BRAF


CCR=010 BRAF

- FM=00      EXECUTABLE IN PARALLEL WITH NO DEPENDENCE  
BETWEEN INSTRUCTIONS 305 AND 306
- FM=01      NOT EXECUTABLE IN PARALLEL WITH DEPENDENCE  
BETWEEN INSTRUCTIONS 305 AND 306 OR RESTRICTION  
BY OPERATION UNIT (INSTRUCTION 305 TO L CONTAINER,  
INSTRUCTION 306 TO R CONTAINER)
- FM=10      NOT EXECUTABLE IN PARALLEL WITH DEPENDENCE  
BETWEEN INSTRUCTIONS 305 AND 306 OR RESTRICTION  
BY OPERATION UNIT (INSTRUCTION 305 TO L CONTAINER,  
INSTRUCTION 306 TO R CONTAINER)


*FIG.17*




*FIG.18*



*FIG. 19*



*FIG.20*



*FIG.21*





FIG.22



**FIG.23**







FIG.24



*FIG.25*



*FIG.26*



*FIG.27*




FIG.28




FIG.29

jsr_w ; Jumpto subroutine (wide index)							
goto_w =200	branch byte1	branch byte2	branch byte3	branch byte4			
0	7 8	15 16	23 24	31 32	39		
TRANSLATION							
OR R10,R0,#(branchbyte1    branchbyte2    branchbyte3    branchbyte4)							
1000	opcode	—	bbo	1000	bb1	—	branch byte3 branch byte4
0 3 4			26	31 32 35 36	43	46	63
STW R62,@(R63-,R4)→JSR R10							
0000	opcode	R62	R63	R4	1000	opcode	—
							R10
BRA #3    NOP							
0000	opcode	#3	000	0000	opcode	—	





FIG.32

